Although there is an increase of performance in DSPs, due to its nature of execution a DSP could not perform high-speed data processing on a continuous data stream. In this paper we discuss the hardware implementation of the amplitude and phase detector and the validation block on a FPGA. Contrary to the software implementation which can only process data stream as high as 1.5 MHz, the hardware approach is 225 times faster and introduces much less latency.
Introduction
Digital signal processing which replaces the analog control system in our heavy ion acceleration environment is depicted in Fig. 1 . Two analog input signals which correspond to the ion states at a specific time are received from the cavity sensors and go to the A/D block (with 14-bit resolution at 28.5 MHz sampling rate). Longitudinal amplitude and phase information of both signals are extracted by the detector and go to the validation block. The validation block outputs the longitudinal amplitude and phase differences of both signals. Special phase-corrector filter tunes up the phase of the signal. The corrected signal is used at the end by the controller to control the DDS (Direct Digital Synthesis). In this paper we focus on the amplitude and phase detector and the validation block which should be able to process two high-speed continuous data streams.
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Longitudinal amplitude and phase
Given a discrete signal f [n], the longitudinal amplitude information of the signal is defined as Iverson (2004) ; Hind et al. (2003) :
and the corresponding longitudinal phase information is φ X = arctan y x with x=Q 1 −Q 2 and y=I 1 −I 2 where I 1 , I 2 , Q 1 , and Q 2 are the in-phase and quadrature components of the signal. To resolve the magnitude information, one square root, two square, and one addition operations are involved. Accordingly one division operation and one arctan function are involved to compute the phase.
The magnitude and phase difference of two signals are easily computed with:
Our original implementation of the amplitude and phase detector and the validation block which are performed on DSP C6713 is only capable to receive two input data streams as high as 1.5 MHz on each channel Klingbeil (2004) . Thus the signals are decimated by 19 which introduces friction and information loss.
CORDIC
The CORDIC (COordinate Rotation DIgital Computer) algorithm is a method to compute elementary functions by means of planar rotation and vectoring. The basic of CORDIC principle utilizes only shift and add/sub operations which are simple and cheap from the resource allocation point of view Andraka (1998) . The coordinate system of the input end by the controller to control the DDS (Direct Digital Synthesis). In this paper we focus on the amplitude and phase detector and the validation block which should be able to process two high-speed continuous data streams. high as 1.5 MHz on each channel [3] . Thus the signals are decimated by 19 which introduces friction and information loss.
The CORDIC (COordinate Rotation DIgital Computer) algorithm is a method to compute elementary functions by means of planar rotation and vectoring. The basic of CORDIC principle utilizes only shift and add/sub operations which are simple and cheap from the resource allocation point of view [4] . The coordinate system of the input parameter is rotated through constant angles until the angle is reduced to zero. parameter is rotated through constant angles until the angle is reduced to zero. Planar rotation for a vector A of (X j , Y j ) can be defined in matrix form as:
To calculate the rotation, trigonometric functions (cos and sin) are involved. This rotation angle θ in fact can be executed in steps by means of iterative process. With a slight rearrangement, Eq. (1) defines this process which performs the rotation stepwise.
By selecting the angle steps θ n such that the tangent of a step (tan θ n ) is a power of 2, the multiplication operation can be eliminated and substituted by shift operation. Equation (2) gives the angle parameter for each step.
Their sums must equal to the rotation angle θ:
S n θ n = θ where S n ={−1; +1} in respect to addition or substraction is determined later. Rewriting Eq.
(1), we have:
Except for the common coefficient cos θ n which can be treated as a constant K and computed at the end, multiplications are replaced with shift operations. Residue Z which defines then angle difference between the expected rotation and the iterative rotations is:
The rotation parameter S n is determined by:
Practically, the iteration does not go up to infinity. In the hardware implementation, for each iteration the resolution of the result is increased by one bit (16 iterations deliver 16 bits result). Thus, it is not necesarry to compute the arctan on the fly. Look-up table of 16 entries is enough to store the precomputed arctan values in this case.
Driving Z to zero, the CORDIC performs:
, and Z i =θ we will have at the end of the iteration:
To suit our demand, we need to drive Y to zero instead of Z. The obtained result is:
Again with X i =X, Y i =Y , and Z i =0 we obtain
Neglecting the amplification factor P , X j and Z j correspond to the magnitude and phase information we need.
Hardware Realization
The critical constraint is to process two continuous data streams at a minimum of 28.5 MHz each without introducing any decimation. We exploit a pipeline structure within our design to guarantee this real-time demand. Figure 2 concisely depicts the tasks for each pipeline stage.
2-to-1 controller
This stage receives two input data streams. It collects four samples from each input and feeds them to the subtraction block. To save resources, two input data streams are processed alternately (i.e. the first clock cycle for the first input, the next clock cycle for the second input and so on).
Substraction
This stage handles the extraction of incoming quadrature and in-phase signals into corresponding X and Y which will be fed to the CORDIC core. These variables represent directly the vector of which the core operates.
decimation. We exploit a pipeline structure within our design to guarantee this real-time demand. 
Preprocessing
The CORDIC vectoring is only capable of processing the signals arranged on quadrant I and IV. Since the combination of inputs X and Y may also lay on quadrant II or III, preprocessing and rearrangement of the inputs are necessary. The quadrant preprocessing conversion is formulated as
which tells that quadrant II is mapped to quadrant IV, thus the result will be corrected by adding π, and quadrant III is mapped to quadrant I and will be corrected by subtracting π from the result.
CORDIC core
The core stage expands the CORDIC iteration into micro pipelines to fulfill our high-speed requirement. 16 pipeline stages are needed to provide 16-bits resolution at the output. To have a full resolution swing, 16-bits two's complement binary format is used to represent the value between −π and +π for the angle component. LUT-based precalculated arctan 2 −n is used to store 16 arctan entries. Similar to the angle representation, two's complement is also used to represent the magnitude component. This is done because the iterative process inside of the core employs also addition and subtraction in estimating the magnitude.
Preprocessing
CORDIC Core
Postprocessing and Outputting
The Postprocessing stage corrects the output by adding or subtracting the result with π based on the information collected at the preprocessing stage. Additionally, the amplification factor which is introduced by CORDIC as defined in Eq. 3 might also be eliminated at this stage if it is demanded. Although it depends on the application, while most applications demand no unity gain correction for the magnitude output.
sources. Three cases are considered here: (a) a linear phase and constant magnitude input source, (b) a signal with decaying X component and (c) a signal with decaying Y component. Here we can see that by using 16-bit data representation to perform the computation, the introduced errors are tol- 
Postprocessing and outputting
The Postprocessing stage corrects the output by adding or subtracting the result with π based on the information collected at the preprocessing stage. Additionally, the amplification factor which is introduced by CORDIC as defined in Eq. (3) might also be eliminated at this stage if it is demanded. Although it depends on the application, while most applications demand no unity gain correction for the magnitude output.
Validation analysis
This stage calculates the difference between two longitudinal magnitudes and two longitudinal phases.
Performance
Three different input sources are utilized to analyze the performance of the CORDIC hardware. Here we can see that by using 16-bit data representation to perform the computation, the introduced errors are tolerable. For the magnitude component, the maximum error is in order of 3×10 −3 ; and for the phase component, the maximum phase error does not exceed 0.05 • .
Synthesis
The amplitude and phase detector and validation block are written in VHDL. The code has been synthesized using Xilinx ISE. As the target device, we use Xilinx XC2V2000-4 which is employed in our DSP chain. Table 3 details the resource usage of the implemented blocks on the target device. It is clear that the implemented block consumes only a small amount of resources and has high operation speed. Due to the pipeline structure, the amplitude and phase detector and the validation block can receive two input data streams as high as 337.78 MHz each (the core operated on 4 samples per clock cycle). Additionally, the computational latency determined by the number of pipeline stages (1+1+1+16+2+1=22) is very low (i.e. 130 ns).
Conclusions
Contrary to the DSP implementation which is only capable to process data streams as high as 1.5 MHz, the dedicated hardware block is 225 times faster and introduces only a very small amount of computational latency. Thus, the decimation by 19 which was taken on our original implementation is no longer required.
